Recently a variety of new channel structures and materials have intensely been investigated because of the scaling limit of Si technology. For p-MOSFETs, many device concepts such as uni-axial compressive strain, (110) surfaces, and Ge channels have already been proposed and demonstrated. However, for n-MOSFETs there have currently been few promising device concepts since the tensile strain was introduced to Si channels. Although it is quite difficult to form high quality MOS interfaces of III-V semiconductors, the III-V MOSFETs have recently been expected to be a promising candidate of high performance n-MOSFETs because of these high electron mobilities.
Introduction
Recently a variety of new channel structures and materials have intensely been investigated because of the scaling limit of Si technology. For p-MOSFETs, many device concepts such as uni-axial compressive strain, (110) surfaces, and Ge channels have already been proposed and demonstrated. However, for n-MOSFETs there have currently been few promising device concepts since the tensile strain was introduced to Si channels. Although it is quite difficult to form high quality MOS interfaces of III-V semiconductors, the III-V MOSFETs have recently been expected to be a promising candidate of high performance n-MOSFETs because of these high electron mobilities.
In this paper, we present a selective oxidation technique of InAlAs [1] grown on an InP substrate for the III-V MOS structure. The selectively oxidized InAlAs formed the gate oxide and the InAlAs oxide/InP MOS structure exhibited an interface trap density of 10 12 ~ 10 13 eV -1 cm -2 .
Experiments
The MOS structures were fabricated by using an InAlAs layer grown on an (100) n-InP substrate (Na = ? cm-3) as shown in Fig. 1 . The 10-nm lattice matched In 0.52 Al 0.48 As layer was grown by molecular beam epitaxy (MBE) at the growth temperature of 500 °C. The wet thermal oxidation [2] was used to form the gate oxide because it can oxidize the InAlAs at low temperature. The InAlAs layer was selectively oxidized at 525°C in a furnace with a N 2 carrier gas bubbling H 2 O at 85°C. After oxidation, Aluminum metal was deposited to form gate electrodes.
The oxidizing rate of the InAlAs was measured by an ellipsometer and a stylus surface profiler. The composition of the oxidized layer was evaluated by TEM and XPS analyses. The electrical characteristics of the fabricated MOS structure were evaluated by I-V and C-V measurements. The interface trap density and the time constant of the MOS interface state were evaluated by the conductance method. The capture cross sections were also calculated by the measured time constant.
Results and Discussion
For the measurement of the oxidizing rate, we prepared a 50nm InAlAs grown on InP substrate. The oxidized depth as a function of the oxidation time is shown in Fig. 2 . This result shows that the InAlAs layer was selectively oxidized because the oxidized depth was saturated at 50 nm.
A cross section TEM image of the MOS structure is shown in Fig. 3 . It can be seen that the InAlAs was oxidized uniformly. The composition of oxidized films was evaluated by the XPS analyses as shown in Fig. 4 . The Ar sputter was used during the XPS measurements to evaluate the composition at each depth. Figure 4 shows that the oxidized film consisted of In-Ox, Al-Ox and P-Ox and As near the InAlAs-Ox/InP interface. The P and As atoms moved during the oxidation. Especially the most As atoms in the InAlAs layer evaporated from the InAlAs-Ox.
The measured I-V characteristic of the InAlAs-Ox/InP MOS structure is shown in Fig. 5 . The gate leak current was decreased as increasing the oxidation time. The C-V and G-V characteristic of the MOS capacitor with 60 min oxidation time were measured to evaluate the MOS interface. The C-V characteristics at 1MHz, 500kHz, 50kHz and 5kHz were shown in Fig. 6 . Although all the capacitances were not saturated at the accumulation region, the inversion region (weak inversion) and the small frequency dispersion were observed, suggesting low interface trap density. The conductance peaks with the gate bias of -0.1V to 0.4V were shown in Fig. 7 . The Interface trap density was evaluated by the conductance method with the surface potential fluctuation model [3] as shown in Fig.  8 . The MOS interface trap density was extracted to be around 10 12 eV -1 cm -2 ~ 10 13 eV -1 cm -2 . The time constant of interface state τ n is evaluated from the conductance peak as shown in Fig. 9 . It is found the slope of the time constant in the logarithm plot increased with the energy level. Generally, n-MOSFETs time constant is known to be described by
(σ: captured cross section, V th : carrier thermal velocity, and B : contaminant concentration of bulk) Therefore the capture cross section of the interface state can be calculated from the time constant as shown in Fig. 10 . The calculated capture cross sections were around 10 -12 ~ 10 -14 cm -2 . Electron traps with this capture cross section size is popularly known as Coulomb-attractive traps [4] .
Conclusion
In this paper, the selective wet oxidation technique of InAlAs was presented to form the InAlAs-Ox/InP MOS structure. The fabricated MOS structure exhibited the low frequency dispersion C-V characteristic with the interface trap density of around 10 12 eV -1 cm -2 ~ 10 13 eV -1 cm -2 . The demonstrated approach will be a promising candidate to form a high quality III-V MOS interface. Fig.2 The oxidized depth vs. oxidation time determined by an ellipsometory and stylus profiler.
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